Name _____

EE 2700 Exam 1. Spring 2012. 6 Pages. Open book, Open Notes. No Internet. Cheating will result in a score of 0 for this exam.

1. (4pts) Convert the following decimal numbers to 8-bit 2's complement numbers. Show your work.

(a) 91 (b) -107

2. (4 pts) Convert the following 8-bit 2's complement numbers to decimal (show your work).

(a) 11011011 (b) 01111001

3. (3 pts) Convert the following hexadecimal numbers to binary.

(a) C6 (b) 9BE (c) 5DF

4. (4 pts) Add <u>or subtract</u> the following 8-bit 2's complement numbers. State whether or not overflow has occurred (i.e. whether or not the result cannot be represented as an 8-bit 2's complement number).

| (a) 10110011 | (b) 10010110 |
|--------------|--------------|
| +110101111 | -01011011 |

5. (3 pts) Multiply the following two binary numbers and convert the result to decimal. When adding more than two binary numbers, add them two at a time. Show all work.

(a) 1101 $\times 1011$

6. (16 pts) Loop and give the simplest SOP (sum of products) expression for each of the following Karnaugh maps:



7. (4 pts) Use the Karnaugh map on the right to simplify the following expression:



8. (10 pts) Name the identity, property or theorem that justifies each of the following: $A\overline{B}C + A\overline{B}C = A\overline{B}C$ I dentity X + X = X

 $\begin{array}{l} A\bar{B}C + A\bar{B}C = A\bar{B}C\\ A\bar{B}\bar{C} + AB\bar{C} = A\bar{C}\\ \bar{A}\bar{B}C + \bar{B}C = \bar{B}C\\ \bar{A} + \bar{B} + \bar{C} = \bar{A}B\bar{C}\\ A + BC = (A + B)(A + C)\\ (A + B)(\overline{A + B}) = 0 \end{array}$

 $A\bar{C}$ C $B\bar{C}$ $B\bar{C}$ $B\bar{C}$ $B\bar{C}$ D = 0

AB

00

01

11

10

CD

9. (4 pts) Name the standard logic gate (AND, NAND, OR or NOR) implemented by each of the circuits below: Hint: Transistors with bubbles are "on" when their gates (inputs) are low. Transistors without bubbles are "on" when their gates are high.



10. (4 pts) Complete the function tables for the logic devices shown below.



11. A full subtractor is like a full adder, except that it computes $D = A - B - B_{in}$ and generates B_{out} if there is a borrow (rather than computing $S = A + B + C_{in}$ and generating C_{out} if there is a carry).

(a) (4 pts) Complete the truth table for the full subtractor, below:



(b) (4 pts) Draw the Karnaugh maps for B_{out} and D. Group the maps to show that: $B_{out} = \overline{AB}_{in} + \overline{AB} + BB_{in}$ and $D = \overline{ABB}_{in} + \overline{ABB}_{in} + \overline{ABB}_{in} + ABB_{in}$

(c) (6 pts) Design a digital circuit using only NAND gates and inverters to implement the full subtractor. Assume all inputs and outputs are active high.

(d) (4 pts) Assume the following propagation delays: inverters, 3ns; 2-input gates, 4.5ns; 3-input gates, 5.5ns and 4-input gates, 6.5ns. Find the maximum propagation delay for outputs (a) B_{out} and (b) D.

(a) _____

12. (8 pts) Design a sum-of-products implementation of the function shown in the Karnaugh map below using only NAND or NOR gates. Inverters may be used on the inputs but not on the output. Assume A_H, B_H, C_L_ and F_L.



13. (4 pts) Analyze the circuit below to find an expression for F in terms of A, B and C. Express your answer as a sum of products. It is not necessary to reduce your answer to simplest form.



14. Your first job out of college is to help design a universal battery charger for Dewalt. The charger senses whether the battery pack is 12 volts or 18 volts and charges it accordingly. Your job is to control the "charged" LED, which should come on at 12.0 volts for a 12V battery and 18.0 volts for an 18V battery. Fortunately, you have two signals, V12 and V18, both active (asserted) high that indicate that the battery voltage is at least 12.0 volts and 18.0 volts respectively. You also have signal B18 (active low) that indicates that an 18V battery is attached. Your output signal, CHARGED, is active low.

a) (4 pts) Finish the truth table below. To get full credit, you must use "don't cares" (X) where appropriate.

| V18 | V12 | B18 | CHARGED |
|-----|-----|-----|---------|
| 0 | 0 | 0 | |
| 0 | 0 | 1 | |
| 0 | 1 | 0 | |
| 0 | 1 | 1 | |
| 1 | 0 | 0 | |
| 1 | 0 | 1 | |
| 1 | 1 | 0 | |
| 1 | 1 | 1 | |

b) (4 pts) Draw a Karnaugh map for the truth table in part (a) and find the simplest SOP expression for CHARGED.

CHARGED = _____

Extra Credit (4 pts, no partial credit): Design another circuit for problem 14 using only an OR gate and a NAND gate. Hint: you will have to find a POS (product-of-sums) expression for CHARGED.

c) (6 pts) Design a digital circuit to implement the expression you found in part (b). Use only NAND or NOR gates. Inverters may be used on the inputs (rail) only. Remember that V12 and V18 are active high while B18 and CHARGED are active low.